

## My background


• MSc degree: Electronic Engineering • Research laboratory: OPTO-POWER LAB

• PhD start date: 01/11/2022 • Scholarship type: ITEE

2

• Partner company: Vishay Semiconductor

ee<sub>PhD</sub> Name Surname – YEP









## [1] Circuit Modelling Of SiC Merged PiN Schottky diodes Objectives: 1. To realize a compact scalable physically electro-thermal model to describe and prevent the effect of surge current event in the SiC Merged PiN Schottky diode. The model must take into account the detrimental snapback mechanism. 2. The model should be more useful and flexible respect than standard electro-thermal TCAD simulation. Methodology: 1. The effectiveness of the model is assessed through comparison with TCAD simulations.

ANODE

Drift
Region
No
Schottky
Substrate

CATHODE

ANODE

Drift
Region
No
Substrate

CATHODE

ANODE

Drift
Region
No
Substrate


Substrate


Edge Termination


Forward Voltage (V)


Forward Voltage (V)


7





















15 16



Publications during the PhD

1. V. Tarasanan A. Borghese, M. Boccarosa, V. d'Alexandro, and A. Irace, "A geometry—scalable physically—based SPICE compact model for SiC MFS diodes including the anaphack mechanism." Solid State Phenomena, 2024.

2. A. Borghese S. Tarasanan M. Boccarosa, A. Irace, and V. d'Alexandro, "A geometry—scalable cherothermal compact circin model of SiC merged—Pix—Schothy diodes accounting for the anaphack mechanism. Application to current surge events." Microelectronics Reliability, 2025.

3. L. Marceca, "V. Tarasanan A. Borghese, M. Boccarosa, M. Riccio, G. Breglio, A. Mihalia, G. Romano, S. Wirth, L. Kaoll, and A. Irace, "SiC GAA MOSFET Concept for High Power Electronics Performance Evaluation Through Advanced T.CAD Simulations," Solid State Phenomena, 2024.

4. L. Marceca, "Tarasanan A. Borghese, M. Boccarosa, M. Riccio, G. Breglio, S. Wirths, and A. Irace, "Evaluation of winching performances and abort—circum capability of a 12 V SiC GAA MOSFET through T.CAD simulations," Key Engineering Materials, 2025.

5. V. Alexandrow, "Tarasanan A. Borghese, M. Boccarosa, and A. Irace," As imple electrothermal compact model for SiC MFS diodes including the anaphack mechanism. International Workshop on Thermal Investigations of ICs and Systems (THERMINIC), Budapeut, Bungary, 2023.

6. C. Soognamillo, A. Borghese, K. Medayk, I. Nitotr, V. d'Alexandro, M. Boccarosa, W. Tarasanan, M. Riccia, A. P. Catalano, G. Breglio, N. I. Jophiki, M. Attonion, M. Rabimo, A. Irace, and I. Marcesa, "Order-GSOA Performance of 3.3 N SiC MOSFETs." Comparison Between Planar and Quasi-Planar Trench," SIE Conference, Cham, 2023.


7. V. Tarasana, A. Borghese, C. Cerea, V. Alexandro, and A. Irace, "Opinial bonding of 4H-SiC parallel diodes in a single TO-247 package for improved surge current robustness: experienced investigations." ERREF Conference, Bordoux, France, 2025.

9. V. Torasana, A. Borghese, M. Boccarosa, A. Irace, G. A. Salvatore, and L. Marcese, Nigles, Italy, 2025.


9. V. Torasana, A. Borghese, M. Boccarosa, A


17 18







19 20









23 24

