





Vincenzo Maisto Innovative Computing Architectures for Green Computing

Tutor: Alessandro Cilardo Cycle: XXXVII

Year: Second







My background

- MSc degree: Computer Engineering at UNINA
- Research group/laboratory: SECLab
- PhD start date: 1st January 2022
- Scholarship type: MUR PON
- Partner company under DM 1061: A3cube Inc.



- Green Computing Architectures
- Advanced Hardware/Software
 Co-design on heterogeneous
 MPSoC classes:



- Green Computing Architectures
- Advanced Hardware/Software
 Co-design on heterogeneous
 MPSoC classes:
 - Application-class SoC design





- Green Computing Architectures
- Advanced Hardware/Software
 Co-design on heterogeneous
 MPSoC classes:
 - Application-class SoC design
 - Edge MPSoC platforms







- Green Computing Architectures
- Advanced Hardware/Software
 Co-design on heterogeneous
 MPSoC classes:
 - Application-class SoC design
 - Edge MPSoC platforms
 - Server-class Accelerator Cards





Vincenzo Maisto - YEP - Yr2

- Green Computing Architectures
- Advanced Hardware/Software
 Co-design on heterogeneous
 MPSoC classes:
 - Application-class SoC design
 - Edge MPSoC platforms
 - Server-class Accelerator Cards
- Objective: Heterogeneous,
 Scalable and Energy Efficient
 Architectures for HPC







Summary of study activities

- Ad hoc PhD courses / schools:
 - Statistical data analysis for science and engineering research, ITEE, UNINA;
- Six months visiting period at ETH Zurich
 - Hosted by the PULP group at IIS (Integrated Systems Lab)



- Conferences / events attended:
 - Participation to the "10 Years of PULP" workshop in Lugano





Summary of activities per credits/months

• Reported credits to ITEE:

Year	Tot Year	Courses	Seminars	Research
1	64.4	29	6.4	29
2	56.25	4	3.25	49
3	0	0	0	0
Total	120.85	33	9.25	78

• Reported months w.r.t. DM 1061:

Expected	Reported	Months
24	13.5	In department
6	4.5	In industry
6	6	Abroad
36	24	Total



Research Activity: Green Computing Architectures

Problem:

- 1. Acceleration of industrial and scientific computing workloads
- 2. Technologically heterogeneous computing architectures
- 3. Energy efficiency and power consumption
- 4. Scalable solutions for datacenter scales

Objectives:

- 1. Scalability and energy efficiency
- 2. Heterogeneous HPC architectures

Research Activity: Overview

Methodology:

- 1. State-of-the-art of the acceleration methodologies and cutting-edge technologies
 - Al co-processors
 - High Level Synthesis
 - Dynamic Partial Reconfiguration
 - Distributed file systems

- <u>Cluster computing</u>
- <u>High Bandwidth Memories</u>
- <u>Vector Extensions</u>
- On-chip interconnection
- 2. Evaluation and analysis of innovative hardware computing platforms and software stacks
 - Xilinx ZCU102, Intel Arria10, Intel Agilex, Xilinx Virtex, Xilinx Alveo ...
 - Vitis-AI, Intel OPAE, OpenCL, HLS, Intel OFS, SYCL/DPC++, oneAPI, ...
- 3. Advanced hardware/software co-design of innovative architectures





Research Methodology: Advanced Hardware/Software Co-design

Software drivers and libraries



Hardware accelerator design





Research Methodology: Advanced Hardware/Software Co-design







oneAPI Host Code



Products

	Cilardo, A., Maisto, V., Mazzocca, N., & Rocco di Torrepadula, F. (2023). An approach to the systematic
[P1]	characterization of multitask accelerated CNN inference in edge MPSoCs. ACM Transactions on Embedded
	Computing Systems.
	DOI: <u>https://doi.org/10.1145/3611015</u>
	Cilardo, A., Maisto, V., Mazzocca, N., Rocco di Torrepadula, F.
[P2]	Knowledge Distillation for EdgeAI: A Systematic Evaluation of the Energy Efficiency and Accuracy Trade-off.
	[in preparation for IEEE Transactions on Sustainable Computing]
	GitHub PRs for Ara:
[P3]	• [Draft] 🔁 Refactoring hw source code
	 [Draft] S Extend sw build flow for Linux environment
	• [Draft] 🔂 🚂 Bug fixes and vstart CSR support
	[Draft] 🛠 Introduce virtual memory support in Ara
	GitHub PRs for <u>CVA6</u> , <u>CVA6-SDK</u> and <u>Cheshire</u> [in preparation]
	Maisto, V., Perotti, M., Cilardo, A., Benini, L.
[P4]	Virtual Memory Support for RISC-V Vector Extension: A Quantitative Evaluation of Runtime Performance and
	Energy Efficiency.
	[in preparation]
[P5]	Maisto, V., Cilardo, A., Billi, E.
	Datacenter-scale Acceleration of Distributed Filesystems: Erasure Codes FPGA Offloading with SYCL High-Level
	Design and PCIe SR-IOV.
	[in preparation]



Plans for Next Year

- First year:
 - Transversal technological study of several MPSoC classes
 - Edge-class platforms
- Second year:
 - 1st part: Server-class platforms
 - 2nd part: Energy-efficient application-class **MPSoC design**



Plans for Next Year

- First year:
 - Transversal technological study of several MPSoC classes
 - Edge-class platforms
- Second year:
 - 1st part: Server-class platforms
 - 2nd part: Energy-efficient application-class **MPSoC design**
- Third year:
 - Finalize the work on the three tracks



Plans for Next Year

- First year:
 - Transversal technological study of several MPSoC classes
 - Edge-class platforms
- Second year:
 - 1st part: Server-class platforms
 - 2nd part: Energy-efficient application-class **MPSoC design**
- Third year:
 - Finalize the work on the three tracks
 - Structured proposal for the new era of energy efficient heterogeneous and scalable HPC





Thank you for the attention

